40G Ethernet MAC and PHY Intel® FPGA IP Core

Low Latency E-Tile 40G Ethernet Intel FPGA IP Design Example User Guide

Intel® Agilex™ 7 F-Tile Ethernet Hard IP

Low Latency E-Tile 40G Ethernet Intel FPGA IP Design Example User Guide

40G/100G Ethernet Core

DesignGateway Co., Ltd. The Expert of IP Core [TOE-IP core series]

DesignGateway Co., Ltd. The Expert of IP Core [TOE-IP core series]

Ug - 40 - 100gbe (40 and 100Gbps Ethernet MAC and PHY MegaCore Function User Guide), PDF, Ethernet

Setup Configuration — o-du-phy master documentation

Re: How to use 4x10g phy as bare 40g phy without MAC ip - Intel Community

nxTCP – Standard Edition – Enyx – The experts in FPGA trading systems

Setup Configuration — o-du-phy master documentation

DesignGateway Co., Ltd. The Expert of IP Core [UDP100G/40G/25G/10G/1G-IP]